Unit 2 Flashcards

(21 cards)

1
Q

What are the 3 main components in the von Neumann architecture?

A

CPU, Memory, I/O modules.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What’s the key idea of the stored-program concept?

A

Instructions and data are stored together in memory.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What are the 4 basic computer functions?

A

Data processing, Data storage, Data movement, Control.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What are the 3 stages of the instruction cycle?

A

Fetch → Decode → Execute (sometimes Store as part of Execute).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

During fetch, which register holds the next instruction’s address?

A

Program Counter (PC).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Which unit decodes the instruction’s opcode?

A

Control Unit (CU).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Which unit performs arithmetic and logic operations?

A

Arithmetic Logic Unit (ALU).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What is an interrupt?

A

A signal that temporarily stops the CPU so it can handle an urgent event.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

List 4 common types of interrupts.

A

Program, Timer, I/O, Hardware failure.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What is an Interrupt Service Routine (ISR)?

A

Special code that handles an interrupt, then returns control to the program.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What happens when an interrupt occurs?

A

CPU finishes current instruction → saves state → jumps to ISR → restores state → resumes program.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What is the difference between sequential and nested interrupt handling?

A

Sequential = one ISR at a time, no new interrupts allowed. Nested = higher-priority interrupts can preempt lower ones.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

What is a bus in computer architecture?

A

A set of communication lines connecting CPU, memory, and I/O.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What does the data bus carry?

A

Actual data (instructions or operands).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

What does the address bus carry?

A

The address of the memory location or I/O port.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

What does the control bus carry?

A

Control signals (read/write, interrupt requests, clock).

17
Q

If a system has a 32-bit address bus, how much memory can it address?

A

2³² = 4,294,967,296 bytes = 4 GB.
We just put as 2 to the power n aka the bits

18
Q

What’s the difference between synchronous and asynchronous bus timing?

A

Synchronous = uses common clock, faster but rigid. Asynchronous = handshaking signals, slower but flexible.

19
Q

What is bus arbitration?

A

The process of deciding which device gets control of the bus when multiple request it.

20
Q

What are the 2 methods of bus arbitration?

A

Centralized (bus controller decides), Distributed (devices negotiate).

21
Q

What are 3 interconnection structures?

A

Single bus, Multiple bus, Crossbar/Point-to-point.